Provided for non-commercial research and educational use only. Not for reproduction or distribution or commercial use.



This article was originally published in a journal published by Elsevier, and the attached copy is provided by Elsevier for the author's benefit and for the benefit of the author's institution, for non-commercial research and educational use including without limitation use in instruction at your institution, sending it to specific colleagues that you know, and providing a copy to your institution's administrator.

All other uses, reproduction and distribution, including without limitation commercial reprints, selling or licensing copies or access, or posting on open internet sites, your personal or institution's website or repository, are prohibited. For exceptions, permission may be sought for such use through Elsevier's permissions site at:

http://www.elsevier.com/locate/permissionusematerial



Available online at www.sciencedirect.com





Synthetic Metals 156 (2006) 1305-1315

www.elsevier.com/locate/synmet

Modeling electrical characteristics of thin-film field-effect transistors I. Trap-free materials

P. Stallinga*, H.L. Gomes

Universidade do Algarve, FCT, Campus de Gambelas, Faro, Portugal Received 23 June 2006; accepted 20 September 2006 Available online 13 November 2006

Abstract

A new analytical model is developed for thin-film field-effect transistors (TFTs). The active layer of the devices is considered purely twodimensional. In the first part, the basic model is developed for intrinsic materials. It is demonstrated that it accurately describes the electrical characteristics and elucidates on the physical meaning of the device and material parameters, such as threshold voltage and sub-threshold current. It also clarifies the nature of so-called contact effects, often used in literature to explain non-linear I-V curves. Furthermore, ambipolar devices are treated.

© 2006 Elsevier B.V. All rights reserved.

Keywords: Thin-film field effect transistors; Amorphous silicon; Organic semiconductors; Sexithiophene; Two-dimensional electronics; Contact effects

1. Introduction

In spite of the rapid growth of interest in organic electronic materials, the ever-increasing quality of the materials and devices, and the resulting unique devices [1-3] – including ambipolar devices needed for logic circuits [4] - the debate as to the processes governing and limiting charge conduction is not yet settled. Often, the carrier mobility is bias dependent [5–9], which seems difficult to explain in conventional theories. Another example is the discussion between hopping and band conduction. Apart from this, there is the question of the workings of the device. It is common practice to fully apply the conventional inversion-channel metal-oxide-semiconductor field-effect transistors (MOS-FET) model [10] to the thin-film field-effect transistors (TFT) [11]. This is surprising considering that inversion has not been observed in organic transistors. The majority of the models proposed in the literature are based on the three-dimensional model developed for inorganic MOS-FETs. The Thiais group has added a trap model, known as multi-trapand-release (MTR) model to simulate the experimental I-V and transfer curves [11], while the Bell-Labs group has proposed a model in which a constant mobility is assumed in a trap-free material, but with the concept of contact resistance [12]. In the current work we first derive a simple model for TFTs that can adequately explain the basic I-V and transfer curves. The model is found by removing from existing theories everything that is not needed to explain the TFT behavior. A remarkably simple and yet fully functional theory emerges. Then we introduce perturbations to the model, such as the effects of the contacts and ambipolar devices. In the second part traps are added to the system and it is easily shown how they explain the temperature and bias dependence of current and mobility and transient behavior. The device described is a p-channel FET, with organic materials in mind, but the model is equally applicable to n-channel FETs and other materials, such as (amorphous) silicon, with the adequate changes of signs and symbols.

2. Background

Fig. 1 shows a cross-section of a thin-film FET with the nomenclature used in the current work. The device consists of a conductor called the gate (made of metal or a highly doped semiconductor) an insulating layer (which we will call the oxide layer

^{*} Corresponding author. Tel.: +351 969541198; fax: +351 289800030. *E-mail address:* pjotr@ualg.pt (P. Stallinga).

 $^{0379\}text{-}6779/\$$ – see front matter 0 2006 Elsevier B.V. All rights reserved. doi:10.1016/j.synthmet.2006.09.015



Fig. 1. Cross-section of a thin-film FET showing the nomenclature used in the current work.

throughout this work, as an inheritance from silicon technology) of thickness d_{ox} (resulting in capacitance density $C_{\text{ox}} = \varepsilon_{\text{ox}}/d_{\text{ox}}$, with ε_{ox} the permittivity of the insulator material) and a semiconducting layer that accommodates the channel of charged carriers and can thus be called the active layer. The basic working of the field effect transistor is that charge density in this layer and thus its conductivity can be modulated by a tension at the gate relative to the semiconductor. The charges are injected and collected by the source and drain electrodes, respectively. Observable external electrical quantities are: I_{ds} the drain–source current, V_{ds} the drain–source voltage and V_g the gate–source, are considered zero.

It is standard practice in literature to use textbook inversion-channel metal-oxide-semiconductor field-effect transistor (MOS-FET) theory to describe the behavior of organic FETs [11]. There are two reasons why this might be inappropriate. First, the real devices are, without fail, thin-film FETs (TFT) and as such do not have a bulk region. Apart from reducing the four-terminal MOS-FET devices to a three-terminal TFT from an electronics point of view, the main concern is that a TFT, without a bulk region, cannot accommodate a band bending. Second, organic TFTs are all accumulation-channel FETs. In this situation, in the absence of localized states (donors) to store immobile positive charge, no band-bending can be be maintained, even if the active layer is thick. Summarizing, the thick semiconductor in a standard MOS-FET can accommodate band bending and will have band bending in inversion mode. Charges induced by the gate are then not all located close to the interface and a complicated charge-voltage and hence current-voltage relation results. In a thin-film FET, or in general an accumulation-type FET, all induced charge is necessarily close to the insulator and the charge-voltage relation is always simply:

$$\rho(x) = \left[V(x) - V_{\rm g} \right] C_{\rm ox} \tag{1}$$

with ρ and V the local charge per area and voltage in the channel, respectively. This charge in a TFT might still be either mobile or immobile, though. The consequences of immobile charge will also be discussed in this contribution. To give an idea of how thin the active layer in a TFT can be and still work properly: for a silicon based device, with -1 V at the gate relative to drain and source and an oxide thickness of $d_{ox} = 200$ nm, the induced charge is 0.17 mC/m². With a density of states of N_V of 1.04×10^{19} cm⁻³ and assuming continuity, this can fit into 1 Å; less than the height of a monolayer. The TFTs have thus effectively two-dimensional charge distributions. This explains why, as has been shown, for organic FETs only the (quality of

the) first monolayer matters. At best, the consecutive layers help to stabilize the integrity of the first layer, in terms of diffusion of impurities and crystallinity.

For a standard MOS-FET, the assumption is made that the induced free charge in the channel is linearly depending on the gate bias. This is because, once the channel has been formed, all the charge induced by the gate is free charge. This in turn is caused by the type of semiconductor used in FETs. For traditional materials, viz., Si or GaAs, the acceptors and donors introduce shallow levels, which are consequently all ionized at all operational temperatures. In organic semiconductors, the acceptor and donor states are very deep and abundant. As a result, even at room temperature, not all levels are ionized and temperature and bias can change the degree of occupancy. As we will show, the as-measured mobility does not change because of an increased depth of the acceptor level. On the other hand, traps, that differ from acceptors in that they can be neutral or positively charged, have a severe effect on the electrical characteristics of the device. This is demonstrated in the second part of the work.

This article is organized in the following way. First we will derive equations for the basic operation of a TFT. Then we will discuss the differences and perturbations to the model, including contact effects and traps. As a starting remark, the units of densities used are all "per area". This includes the charge densities, carrier densities and densities of states. This might cause some confusion, especially when the same symbols are used as for their three-dimensional counterparts, for instance, N_V , the density of valence band states. In those cases they are imagined to be multiplied by the effective thickness of the active layer to arrive at the two-dimensional values.

3. Basic model

It is easy to show that the equation for currents of a MOS-FET is also applicable to thin-film FETs. In the case of a TFT the thickness of the channel is constant, but the density of charges pinside the channel varies from one electrode ("source", x = 0) to the other ("drain", x = L). To calculate the currents through the device, we have to understand that, locally, the current $I_x(x)$ at a certain point x in the channel is equal to the local induced charge, $C_{\text{ox}}[(V_g - V_t) - V(x)]$, multiplied by the carrier mobility μ , the field felt by the charges, dV(x)/dx (only drift current considered, see comment later), and the channel width W. In other words, we have the following differential equation:

$$I_{x}(x) = qWp(x)\mu \frac{dV(x)}{dx}, \qquad p(x) = \frac{C_{ox}[V(x) - (V_{g} - V_{t})]}{q}$$
(2)

 $V_{\rm t}$ is the threshold voltage, which will be discussed later in a separate section. However, an important difference with standard FET models is that $V_{\rm t}$ is not related to donor or acceptor concentrations. The threshold voltage can only deviate from zero in the presence of traps. With boundary conditions V(0) = 0, $V(L) = V_{\rm ds}$, and $I_x(x) = I_{\rm ds}$ for all x, the solution is

$$I_{\rm ds} = -\frac{W}{L} C_{\rm ox} \mu \left[(V_{\rm g} - V_{\rm t}) V_{\rm ds} - \frac{1}{2} V_{\rm ds}^2 \right]$$
(3)



Fig. 2. (a) I-V curves (I_{ds} vs. V_{ds}) of an ideal thin-film FET resulting from Eq. (3) (thin lines). (b) Transfer curves for same device. The parameters are given in Table 1 . Absolute values for current and voltage. Thick lines indicate the saturation regime.

 V_{ds} and V_g both negative. This equation for TFTs is very similar to the equation for MOS-FETs [10]. The only prerequisite is (low) ohmic contacts. The effects of the contacts will be discussed later. The equation is valid up to $V_{ds} = V_g - V_t$. After that, saturation starts in: a region close to the drain is below threshold voltage and is devoid of charges. When the sub-threshold conductivity is (close to) zero this region can be infinitely small and still absorb all of the above-saturation voltage $V_{ds} - (V_g - V_t)$. In this way, the charge and voltage distribution across the device (except for an infinitely thin zone) is independent of the drain–source voltage and hence the current is constant at $I_{ds} = -(1/2)(W/L)\mu C_{ox}(V_t - V_g)^2$. Fig. 2 shows the electrical characteristics of an ideal TFT.

When the sub-threshold conductivity is not zero, the abovesaturation voltage can only be supported over a finitely thick zone (*l*) which depends on the voltage. The remaining voltage drop $V_t - V_g$ then occurs in a region that is not of constant width but shrinks to L - l for increased V_{ds} . The result is that the saturation current is not constant but continues to increase for higher drain voltages. Ergo, there is a direct link between the sub-threshold current and the saturation behavior. Devices having a sub-threshold current will also exhibit I-V curves that do not saturate. This reasoning is equal to the one used to describe saturation behavior in the MOS-FET model.

For low voltages, the quadratic term in V_{ds} disappears from Eq. (3) and this is called the linear region. Conventionally, the mobility of an FET is defined via the derivative of a transfer curve ($I_{ds} - V_g$). Using Eq. (3) for small V_{ds} :

$$\mu_{\rm FET} \equiv -\frac{L}{WC_{\rm ox}V_{\rm ds}} \frac{\partial I_{\rm ds}}{\partial V_{\rm g}} \tag{4}$$

where the subscript FET is used to distinguish it from mobilities measured by other techniques such as time-of-flight (ToF) [13–17], Hall effect, or delay of luminescence [18]. For various reasons, which will be described in the second part, for an organic TFT, the as-measured mobility can depend on things such as the temperature and the bias and can substantially deviate from mobilities measured with other techniques.

4. Effects of the contacts

In organic TFTs, often non-linearities in I-V curves are observed[19–24]. The argumentation is using the generic term "contact effects" [19,25–28]. In an FET there might be two possible contact effects, namely contact resistance [26,29–35] and contact Schottky barriers [36–45] (note that the references are far from being exhaustive). The first might be caused by the formation of a high resistive area in the vicinity of the drain and source electrodes. This can then impede carrier injection. A standard procedure for extracting this resistance is by measuring the device resistance as a function of channel length and extrapolating to zero [30,26,29,34,35]. This method requires an easy access to a large number of devices prepared under identical conditions and is rather time consuming. Later we will present a faster way of determining the contact resistance.

On the other hand, when a metal is brought into intimate contact with a semiconductor, usually a depletion layer is formed at the interface [10]. When their respective work functions are different, a Schottky barrier results that limits charge carrier injection. Note that the work function of the semiconductor is here defined as the electron affinity plus the Fermi-level depth, or, in other words, the distance between the vacuum level and the Fermi-level. Now we will demonstrate the effects of both type of contacts on the electrical characteristics.

Fig. 3 shows a circuit of an FET with contact resistances R at the source and the drain. For simplicity sake, these are considered to be of equal magnitude, although the results are not much different when this restriction is abandoned. Fig. 4 shows the simulation of plots for different gate biases. For R equal to zero, the ideal I-V curves emerge. When increasing the contact resistances, two things occur. First, the curves pinch together, and second, a tiny curvature becomes visible. This curvature is convex (sub-linear); contrary to what normally observed experimentally. This should not have come as a surprise. After all, an FET is a trans-*resistor*. Once the resistance of the channel is programmed by the gate, the I-V curves follow a simple electronics Ohms law. The small positive curvature is caused by the "voltage stealing" effect; a small voltage is added to the source ($\Delta V_s = I_{ds}R$), which diminishes the gate–source poten-



Fig. 3. Model of an ideal FET with resistances R (left), Schottky barriers (middle), or anti-parallel Schottky barriers (right) at the drain and source contact.

tial drop and thus closes the channel slightly and increases the FET resistance. The same effect causes a slight earlier onset of saturation as careful analysis of the figures shows. For very high contact resistances, the curves become independent of gate bias, as shown in Fig. 4. This is easy to understand; the currents are now totally limited by the contact resistances and the FET channel resistance is insignificant. The I-V curves for various gate biases become superimposed. The important conclusion that emerges is that contact resistances can explain curve crowding and sub-linear I-V curves. In contrast, it is often reported that experimental transistor curves show supra-linear behavior. It still be shown later that this supra-linear behavior can only be explained by including traps in the model.

Fig. 5 shows transfer curves for different contact resistances. It is clear that for higher resistances, the curves show a tendency to saturate. This is because the total resistance for high bias at the gate approaches the contact resistance and this limits the current. The maximum current is $I_{ds} = V_{ds}/2R$ for $V_g = \infty$ and this provides a rapid and reliable way for determining *R* requiring only a single device. Even for other models of the FET, with, for instance, bias-dependent mobility, this picture will not change substantially; in case of contact resistance, the transfer curves saturate, in the linear region, as shown in Fig. 5, as well as in the saturation region.

Alternatively, the charge injection might be limited by Schottky barriers at the electrodes. This, at first sight might seem to explain the supra-linear behavior seen in the *I*–*V* curves, since currents of a junction grow exponentially with bias. Indeed, many authors use such ideas to explain non-linear effects seen in the *I*–*V* curves. However, one must not forget that when one side (drain or source contact) is in forward bias ($I_{ds} = I_0[\exp(qV/kT) - 1]$), the other side is in reverse bias ($I_{ds} = I_0[1 - \exp(qV/kT)]$), with *V* the voltage drop at a contact. See Fig. 3b for the equivalent electrical circuit. The maximum current is thus the reverse-bias saturation current I_0 . More precisely, not ignoring either the forward or reverse biased barrier, the currents follow:

$$I_{\rm ds} = I_0 \, \tanh\left(\frac{qV_{\rm ds}}{kT}\right) \tag{5}$$

with k Boltzmann's constant, T the absolute temperature and q the elementary charge. For small voltages of the argument, tanh is a linear function. For $V_{\rm ds} \gtrsim 3kT/q$ (80 mV at 300 K), the dependence of the current on V_{ds} disappears, indicating that these barriers, although possibly limiting the current, can never cause non-linearities in the $I_{ds} - V_{ds}$ curves over a large voltage range. Including an ideality factor n in the equation can only stretch this by a factor *n*, with *n* normally in the range 1-5. Moreover, the currents are independent off the gate bias. See Fig. 6 for a visual comparison of the basic FET model with a Schottky-barrier-limited model. Sometimes in literature, especially authors describing electronic (SPICE) models of the device use a model of an FET with double, antiparallel diodes at the electrodes [34,46], see Fig. 3c. This results in a good description of the devices, but lacks physical basis. A combination of a Schottky barrier at the forward-biased contact and a resistance at the counter-electrode might do the trick, but also here the explanation becomes awkward. Another effect at the contacts might be tunneling diodes [47]. As shown before [10], the currents are of the form $I = I_t[\exp(qV/kT) - 1]$, with I_t exponentially depending on the barrier height and tunneling distance D, $I_{\rm t} \propto \exp(\alpha \phi_{\rm Bp}/D)$. The same reasoning for the Schottky barriers above can be applied to tunnel barriers. We conclude that Schottky barriers cannot explain non-linearities in the *I*–V curves experimentally observed.

The above analysis is based on a two-terminal geometry, by temporarily ignoring the presence of the gate and imagining Schottky barriers as electronic components added at the contacts. This picture is far from adequate. When the gate is included, the designation "Schottky barrier" is a misnomer. In a Schottky barrier, the distribution of charge and voltage is governed by space charge and band bendings through Poisson's equation, something that is allowed when the device can be considered stretching to infinity in the dimensions (y, z) perpendicular to the current (x). The actual area of the interface then only enters as a scaling parameter. The presence of the gate breaks this symmetry and the reduced thickness further undermines the validity of the Schottky-barrier analysis. As discussed in the beginning of this work, in a TFT, the charge at any point is determined by the local voltage relative to the gate. We will now present a model



Fig. 4. Simulations of *I–V* curves of FETs with contact resistance *R* as indicated for gate bias from 1 to 10 V. Parameters as in Table 1. Absolute currents and voltages shown.

for an accurate description of the effects of metal-semiconductor contacts in TFTs, that is based on this idea.

As a starting point, we observe that the structure, at first glance, seems similar to MOS-FET devices with pn-junctions at the electrodes. There, n-type (p-type) electrodes are injecting electrons (holes) into the electron-channel (hole-channel) in a p-type (n-type) layer. In this case, no non-linearities result, as demonstrated in the chapter on MOS-FETs of the book of



Fig. 5. Transfer curves for various values of contact resistance. Parameters of the ideal FET given in Table 1. Absolute currents and voltages shown.

Sze [10]. In these devices the electrodes are made of the same material (with different doping) as the channel. When a bias is applied, at the threshold voltage two effects occur simultaneously: (1) free charge is induced in the channel; (2) the



Fig. 6. Comparison of the Schottky-barrier-limited model of Eq. (5) (solid) with the basic TFT model of Eq. (3) (dashed). The latter saturates typically after some volts whereas the former already saturates after $V_{ds} \gtrsim 3kT/q$ (80 mV at 300 K). The inset shows a zoom-in at the low voltage region. Parameters of the simulation are give in Table 1.

pn-junctions at the electrodes disappear. When the charge in the channel is exactly equal to the charge density in the electrodes (at V_t), by definition, the bands on both sides of the barrier have aligned. For organic thin-film FETs these effects might occur at different voltages, since the electrodes and the active layer are not made of the same material. The threshold voltage for creating a charged channel is zero, as shown above, but at zero bias, the (Schottky) barriers might still exist, limiting the current. A fundamental difference between a TFT and an MOS-FET is in the dimensions. Fig. 7a shows the energetic band diagram before contact, E_C and E_V are the conduction band and the valence band in the semiconductor, respectively. In the semiconductor the Fermi level E_{Fs} is at mid-gap. Assuming the Fermi level in the metal E_{Fm} to be lower, $\Delta E_F \equiv E_{Fs} - E_{Fm} > 0$, the following happens upon making contact: electrons flow from



Fig. 7. Schematic energy diagram of a metal-contact TFT before (a) and after (b) contact. The parameters are— $E_{\rm Fm}$: Fermi level in the metal; $E_{\rm Fs}$: Fermi level in semiconductor before contact; $E_{\rm Ff}$: Fermi level in semiconductor after contact; $E_{\rm C}$ and $E_{\rm V}$: conduction band and valence band, respectively; ΔV : voltage drop at the interface and equal to the voltage in the channel, as shown in the inset.

the semiconductor to the metal, or holes from the metal to the semiconductor. These holes p redefine the Fermi level in the semiconductor to the new value $E_{\rm Ff}$ according to the Fermi–Dirac distribution (simplified to the Boltzmann distribution):

$$p = N_{\rm V} \, \exp\left[\frac{E_{\rm V} - E_{\rm Ff}}{kT}\right] \tag{6}$$

with N_V the effective density of valence band states. This accumulated charge in the channel implies a voltage relative to the gate, determined by Eq. (1):

$$\Delta V = \frac{qp}{C_{\rm ox}} \tag{7}$$

The two effects, moving of the Fermi-level and increasing of the voltage caused by the charges, sum up to align the Fermi levels across the device:

$$q\Delta V + (E_{\rm Fs} - E_{\rm Ff}) = \Delta E_{\rm F} \tag{8}$$

Combining Eqs. (6)–(8) we find a voltage drop of

$$\Delta V = \frac{kT}{q} W\left(\frac{q}{kT}A\right) \tag{9}$$

With W the Lambert-W function [48], and A equal to

$$A = \frac{qN_{\rm V}}{C_{\rm ox}} \exp\left(\frac{E_{\rm V} - E_{\rm Fm}}{kT}\right) \tag{10}$$

The voltage drop ΔV from the metal contacts to the semiconductor channel is assumed to occur abruptly, as in metal-metal contacts. In the absence of donors and acceptors that can store immobile charge, or in accumulation, no band bending can exist. Or better, any band bendings are caused by mobile charge in the band and with the huge DOS of band states, the depletion width can effectively be considered zero, as in metal-metal contacts.

Two extreme cases are worth to highlight. When the Fermi level in the semiconductor does not change much by the accumulated charge, $(E_{\rm Fs} - E_{\rm Ff}) \approx 0$, for example in doped semiconductors, the effect is nearly completely absorbed by the interface, $\Delta V \approx \Delta E_{\rm F}/q$ and this can be substantial (in the order of volts, depending on the starting difference of Fermi levels). In the other extreme case, when only a small accumulation of charge is needed in the channel to move the Fermi level substantially, in the case of intrinsic semiconductors, the equation reduces to $(E_{\rm Fs} - E_{\rm Ff}) \approx \Delta E_{\rm F}$ and $\Delta V \approx 0$. It is interesting to compare this to the voltage profiling experiments carried out by Bürgi et al. [49], in organic thin-film transistors. They report on a small voltage drop at the contacts, even in the absence of bias, exactly as predicted above. Substituting the voltage of the channel into Eq. (1), gives the zero-bias charge density in the channel. The conclusion is that even without a bias it is possible to have free charge in the channel. In other words, the device is a normallyon FET with a positive threshold voltage. The charge density and the threshold voltage can be tiny, though.

At the same time, the residual barrier at the interface, $q\phi_{Bp}$ is equal to the final depth of the Fermi level, $E_{Ff} - E_V$, as can be seen in Fig. 7. According to Eq. (6), this residual barrier height is in the order of some tens of meV, and depends on the free

 Table 1

 Simulation parameters used in this work (unless otherwise specified)

Parameter	Value	Unit
N _V	1.04×10^{16}	m ⁻²
$C_{\rm ox}$	160	μF/m ²
V _{ds}	-0.1	V
W	1	cm
L	10	μm
μ_0	3	$cm^2 V^{-1} s^{-1}$
Eg	1.12	eV

carrier density, and thus on the gate-bias, and the temperature:

$$q\phi_{\rm Bp} = E_{\rm Ff} - E_{\rm V} = kT \ln\left(\frac{C_{\rm ox}(\Delta V - V_{\rm g})}{qN_{\rm V}}\right) \tag{11}$$

As an example, for a device with parameters as in Table 1, at T = 300 K, $\Delta V - V_g = 1 \text{ V}$, the barrier height is 61 meV. Relevant, in view of this, is the report of a gate-bias-dependent contact resistance in pentacene TFTs with an activation energy of 80 meV [33], which we attribute to the residual barrier $q\phi_{\text{Bp}}$.

The effects described above are caused by the fact that before contact the Fermi level in the semiconductor was higher than in the metal. Using the same reasoning, a negative charge can accumulate when $E_{\rm Fs} < E_{\rm Fm}$, and a negative threshold voltage exists, resulting in a normally-off FET. Note that if these electrons have low mobility, it may take time to establish this threshold voltage. When acceptors are introduced into the system, the picture stays the same, as long as the device is in accumulation, meaning positive charge or neutrality everywhere. When the device goes, for reasons of bias or contact effects, into depletion or inversion, with negative immobile charge on the acceptors, the picture changes, since then band bendings and space charge can start playing a role.

After contact, there is a residual barrier with height $q\phi_{Bp}$ equal to the difference in Fermi level in the metal and valence band V_B in the semiconductor. It is important to point out the difference with a Schottky barrier. There, the bulk Fermi level and thus the barrier height is constant and depends only on the workfunctions of the materials, whereas in an FET the Fermi level in the bulk, and thus the barrier height, can be programmed by the gate. When free charge is present in the channel, the Fermi level (in the semiconductor equal to the metal) is close to E_V and the barrier is virtually zero (some tens of mV). No substantial barrier can exist above threshold voltage. It is unlikely that the barrier is the current-limiting factor.

5. Threshold voltage and sub-threshold current of intrinsic TFTs

It is common practice to use the threshold voltage and the subthreshold current as device-evaluation parameters [10]. They are often used to extract information about impurity concentrations, traps and interface states. In the context of the two-dimensional model described above, it is important to understand the physical meaning of these device parameters. In this section, we will analyze the trap-free device based on intrinsic materials and show that the threshold voltage and sub-threshold current do have different behavior compared to the conventional MOS-FET models.

As discussed in the previous sections, the threshold voltage in TFTs is zero because, in the absence of localized states, originating from donors, acceptors or defects, all induced charge is necessarily mobile. In the second part we will show how traps can cause a non-zero threshold voltage. Here we will continue by analyzing the sub-threshold current of trap-free devices.

In MOS-FETs, the sub-threshold current is exponentially depending on the gate-bias as well as the drain-source bias. The reason for this is that below threshold the free carrier density is exponentially depending on the local bias. (The energetic distance between band edge and Fermi level is linearly depending on the voltage drop across the insulator and the free carrier concentration is depending exponentially on this distance.) In the linear region, the potential at the drain is slightly smaller than at the source. Therefore, p is exponentially smaller at the drain compared to the source. Such a high gradient in density causes the diffusion current to dominate. (Drift currents are still insignificant because the densities are still too small.) The gradient and the current thus depends exponentially on V_{ds} and $V_{\rm g}$. The current is proportional to the difference in density at the source and the drain, $I_{\rm ds} \propto \exp(V_{\rm g}) - \exp(V_{\rm g} - V_{\rm ds}) \approx$ $\exp(V_{ds})\exp(V_g)$, which leads to the equation normally found in textbooks. Above threshold, the densities depend linearly on the potential and drift currents exceed the diffusion currents.

Because thin films do not have space to accommodate band bending, resulting in the basic equation (1), the charge density does not depend exponentially on the potential as in MOS-FETs, but always linearly. To make a crude analysis of the sub-threshold current in TFTs we have to bring electrons into the model and make three assumptions: (1) The charge, electrons and holes, is homogeneously distributed over the channel thickness. This is either the thickness of the active layer or the diffusion length, whichever is smaller. For the calculation we use a thickness of d = 1 nm. (2) The thermal equilibrium equation of electrons and holes is maintained:

$$np = n_{\rm i}^2 = N_{\rm V} N_{\rm C} \, \exp\left(-\frac{E_{\rm g}}{kT}\right) \tag{12}$$

with n_i the intrinsic electron density (note again that all units of density are "per area", including n_i , N_V and N_C) and E_g the electronic band gap. For small currents this holds. (3) The electrons are immobile and do not contribute to current [50] (for the ambipolar devices discussed later this third condition will be abandoned). Then we have to imagine that the induced charge is caused by the the difference between p and n, Eq. (1) becomes:

$$n - p = \frac{V_{\rm g}C_{\rm ox}}{q} \tag{13}$$

The solution of Eqs. (12) and (13) is

$$p = -\frac{V_{\rm g}C_{\rm ox}}{2q} + \sqrt{n_{\rm i}^2 + \left(\frac{V_{\rm g}C_{\rm ox}}{2q}\right)^2}$$
(14)

For large negative voltages $p \gg n_i$ this reduces to the original form; the currents are proportional to the gate voltage. For large



Fig. 8. Carrier densities, p and n (solid lines), and the position of the Fermi level (dashed line) as a function of bias. Assuming electrons have zero mobility, the current in the linear region is proportional to p. Parameters as in Table 1.

positive voltages, the sub-threshold current can be shown to be:

$$I_{\rm ds} \propto p = 2 \left(\frac{q n_{\rm i}}{V_{\rm g} C_{\rm ox}}\right)^2 \tag{15}$$

i.e., not exponential. To give an idea, the interval at which the currents goes from two times to half the zero-bias current is

$$V_{\rm g} = \pm \frac{3qn_{\rm i}}{C_{\rm ox}} \tag{16}$$

and is in the order of nano-volts. Fig. 8 shows the position of the Fermi level and the charge densities as a function of bias. The example is for a silicon TFT. For materials with wider bandgap, such as most organic materials, the sub-threshold current is even much less. Therefore, for all practical purposes, the subthreshold current can be ignored.

6. Ambipolar devices

In the preceding text it was assumed that the mobility of the free electrons was so low as never to contribute to current $\mu_n \approx 0$, even when electrons are injected into the conduction band [50]. For this reason, when the gate bias is positive, and at no place in space free holes exist, but only immobile electrons, no current is possible. We will now extend the idea and show what happens when electrons have a mobility comparable to that of holes. When ignoring the sub-threshold ("minority carrier") concentrations, the basic equations are replaced by

$$V(x) > V_{\rm g}: \quad p(x) = \frac{C_{\rm ox}[V(x) - V_{\rm g}]}{q}$$
 (17)

$$n(x) = 0$$

$$V(x) < V_{\rm g}: \quad p(x) = 0 \tag{19}$$

$$n(x) = \frac{C_{\rm ox}[V_{\rm g} - V(x)]}{a} \tag{20}$$

and

$$I_x(x) = qW \left[p(x)\mu_{\rm p} + n(x)\mu_{\rm n} \right] \frac{\mathrm{d}V(x)}{\mathrm{d}x}$$
(21)

with μ_p and μ_n the effect field-effect mobility of holes and electrons, respectively. In the general case, the solution is not

just treating the device separately as p-channel and n-channel devices and then summing the currents, because both types of charge and current can exist at the same time in different parts of the device (with carrier recombination at the transition point in space). When the gate bias is outside the range $0-V_{ds}$ it has only one type of charge throughout the device and it can be treated as a p-channel or n-channel device. Care has to be taken when V_{ds} and V_{g} are not of the same sign. It can be shown, by using device symmetry operations and potential offset invariance, that this, effectively, is equal to subtracting the drain bias from the gate bias and inverting the drain-source potential. As an example, $V_{ds} = 1 \text{ V}$ and $V_g = -5 \text{ V}$ is equal to $V_{ds} = -1 \text{ V}$ and $V_{\rm g} = -6$ V and the current is totally p-type. A more complicated case exists when the gate bias is in the range between the drain and source potential. In this case, there exists a region of length L_n with free electrons and a region of length L_p with free holes, see Fig. 9. At the junction point, the potential is equal to the gate-bias. When we assume that at this junction the electronhole recombination is not the limiting factor, we can treat each region as an FET in saturation. Then, demanding equal current in both regions (example for $V_{ds} > 0$):

$$\frac{1}{2}\frac{W}{L_{\rm p}}C_{\rm ox}\mu_{\rm p}\left(V_{\rm ds}-V_{\rm g}\right)^{2} = \frac{1}{2}\frac{W}{L_{\rm n}}C_{\rm ox}\mu_{\rm n}\left(V_{\rm g}\right)^{2}$$
(22)

and knowing that the total length is equal to the channel length:

$$L_{\rm p} + L_{\rm n} = L \tag{23}$$

will yield (for $V_{ds} > 0$):

(18)

$$I_{\rm ds} = \frac{1}{2} \frac{W}{L} C_{\rm ox} \left[\mu_{\rm n} V_{\rm g}^2 + \mu_{\rm p} \left(V_{\rm ds} - V_{\rm g} \right)^2 \right]$$
(24)

In the same way can be found for $V_{\rm ds} < 0$

$$I_{\rm ds} = -\frac{1}{2} \frac{W}{L} C_{\rm ox} \left[\mu_{\rm n} \left(V_{\rm ds} - V_{\rm g} \right)^2 + \mu_{\rm p} V_{\rm g}^2 \right]$$
(25)

Fig. 10 shows transfer curves of ambipolar devices. The thick parts of the curves indicate this dual-injection regime. The minimum of a particular transfer curve can be found by taking the



Fig. 9. Charge distribution and potential in an ambipolar TFT when the gate bias is in between the drain and the source bias. For this conditions, the device is in a dual-injection regime, with a zone of positive and zone of negative charge. In this example: $\mu_p = 2\mu_n$, $V_{ds} > 0$ and $V_g = V_{ds}/2$.



Fig. 10. Transfer functions for ambipolar devices for drain–source biases as indicated. The thick parts of the curves indicate the dual injection regime as shown in Fig. 9. The solid curves are for negative drain–source biases whereas the dashed curves are for positive V_{ds} . Parameters as in Table 1, and $\mu_n = 0.1\mu_p$.

derivative of Eqs. (24) or (25) and putting to zero:

$$V_{\rm g}^{\rm min}|_{V_{\rm ds}<0} = \frac{\mu_{\rm p}}{\mu_{\rm p}+\mu_{\rm n}} V_{\rm ds}$$
 (26)

$$V_{\rm g}^{\rm min}|_{V_{\rm ds}>0} = \frac{\mu_{\rm n}}{\mu_{\rm p} + \mu_{\rm n}} V_{\rm ds}$$
 (27)

$$I_{\rm ds}^{\rm min} = \frac{1}{2} \frac{W}{L} C_{\rm ox} \frac{\mu_{\rm p} \mu_{\rm n}}{\mu_{\rm p} + \mu_{\rm n}} V_{\rm ds}^2$$
(28)

The ratio the positions of the minima in positive and negative bias thus directly yields the ratio of electron and hole mobility and can serve as a rapid evaluation tool of the material properties.

Since normal saturation does not exist anymore (no infinitely thin zone can support a finite voltage drop), the effect on the *I–V* curves is pronounced, see Figs. 11 and 12. Note the absence of saturation for $V_{\rm ds} > V_{\rm g}$. After initially settling on a plateau, as for normal saturation, the current continues to increase rapidly. To highlight the effect, the mobilities were chosen more similar here ($\mu_{\rm n} = 0.3\mu_{\rm p}$).

There are many reports in literature about ambipolar TFTs [44,51–55]. At first sight, the curves presented here are slightly



Fig. 11. *I–V* curves in logarithmic scale for ambipolar devices for gate biases as indicated. The thick parts of the curves indicate the dual injection regime as shown in Fig. 9. $\mu_n = 0.1\mu_p$.



Fig. 12. *I–V* curves in linear scale for ambipolar devices for gate biases as indicated. The thick parts of the curves indicate the dual injection regime as shown in Fig. 9. $\mu_n = 0.3\mu_p$. The curves have been scaled by the gate bias for visibility.

different from curves reported in literature. It has to be born in mind that the simulations assume a zero threshold voltage for both the n-channel and p-channel. In reality this threshold voltage can be substantial and this distorts the curves. In first instance, it will shift the transfer curves of Fig. 10 by the threshold voltage if V_t is equal for hole conduction as electronconduction. The picture becomes more complicated when they are different. Even worse is the case when the threshold voltage is changing during the measurements, in so-called stressing [56]. This also allows for a separation of the n-channel and p-channel threshold voltages when the stressing is substantial in the time scale of the measurements.

7. Summary and discussion of trap-free TFTs

The model presented here is based on a single postulate, namely rigorously maintaining the linear charge–voltage relation of Eq. (1). As examples of things that are not included are diffusion currents, band-bendings and flat-band voltages. For inversion-channel MOS-FETs these are essential to explain the electrical characteristics. As we have shown, for thin-film FETs they are not needed. In spite of the simplicity of the model, it manages to explain the basic electrical characteristics of TFTs very well. To justify the simplicity of the model we use Occam's Razor; everything that is not essential in a model to explain the data has to be removed to come up with the best model.

The major question is then: what are the essential ingredients for a transistor? Why do some materials result in good transistors and others not? Analyzing the model, it can be said that the only thing that is needed is that the active layer is made of a semiconductor material with a high charge carrier mobility. When a transistor based on a certain material does not show good transistor behavior, it is probably due to low mobility, for instance because it is limited by the presence of a huge amount of traps (as shown in the second part of the document).

Moreover, there are no restrictions as to the dimensions of the device. In the MOS-FET model a device has a minimum size, both in the direction of the current, because the contacts are pn-junctions, as well as in the direction perpendicular to current because extended band-bendings are needed to induce a channel. A TFT does not need band-bendings, neither at the contacts, nor to induce a channel. It is therefore foreseen that a TFT can be made from three molecules. One very conductive molecule serves as metal and another has a LUMO-HOMO separation which would qualify it as a semiconductor and serves as active material that accommodates the channel. These two molecules need then be separated by vacuum or any material with high band-gap, making it an insulator. The lower limit for the scale of such a device is then determined by the state of technology of molecular engineering.

The similarity of the basic equation, Eq. (3), and the shapes of the curves of Fig. 2, with those obtained for inversion-channel MOS-FETs [10], might explain the persistence in literature of using the MOS-FET model to describe TFTs; empirically, the curves are the same. The complications start when the measured data are analyzed and parameter extraction is attempted. As a good example may serve the determination of the donor density from the threshold voltage, something that is common for a p-type inversion-channel MOS-FET, but does not make sense in the TFT framework, since the doping concentration is not a parameter in accumulation TFTs.

The effects of the contacts were discussed. In literature, contact effects are often mentioned as a source for non-linearities. Here we showed that neither contact resistance, nor contact Schottky barriers can explain non-linear I-V curves (for TFTs as well as MOS-FETs). Then, the metal contacts were analyzed in more detail for TFTs. The conclusion was here that these can cause a (tiny) threshold voltage. More important, it shows that the channel can have a potential, even in the case of zero bias. This is relevant in view of the experimental observation of such a voltage drop [49].

Finally, ambipolar devices were discussed. The type of ambipolar device discussed is one in which in the same material for both holes and electrons the mobility is high enough to allow for an appreciable current. There exist other technological solutions of making ambipolar devices, such as hetero-devices, with an electron-transport layer on top of a hole-transport layer, or vice versa, but such devices are not studied here. The material itself is assumed to be intrinsically ambipolar.

Diffusion currents are not considered in the model. There is a fundamental reason for that which becomes clear when we compare it to the MOS-FET model. For an MOS-FET, below threshold, the charge density is exponentially depending on the voltage [10]. Since, in the linear region, the voltage is slightly higher at one electrode compared to the other, the density is exponentially larger there. Hence, a large density gradient exists in the channel below threshold. In a TFT, however, the densities depend linearly on the local voltage and no large density gradients can exist. Therefore, in a TFT, the drift currents, which depend on the density and not on the gradient, always dominate and the diffusion current is practically zero.

In the second part we will show that we have to extend the model to describe things like field-dependent, bias-dependent and temperature-dependent mobility as well as the transient behavior.

Acknowledgement

This work has been financed by the Portuguese National Foundation of Science and Technology, project POCTI/FAT/ 47956/2002 and POSC research unit CEOT.

References

- [1] H. Sirringhaus, N. Tessler, R.H. Friend, Science 280 (1998) 1741.
- [2] H. Sirringhaus, T. Kawase, R.H. Friend, T. Shimoda, M. Inbasekaran, W. Wu, E.P. Woo, Science 290 (2000) 2123.
- [3] C.D. Sheraw, L. Zhou, J.R. Huang, D.J. Gundlach, T.N. Jackson, M.G. Kane, I.G. Hill, M.S. Hammond, J. Campi, B.K. Greening, J. Franci, J. West, Appl. Phys. Lett. 80 (2002) 1088.
- [4] E.J. Meijer, D.M. De Leeuw, S. Setayesh, E. Van Veenendaal, B.-H. Huisman, P.W.M. Blom, J.C. Hummelen, U. Scherf, T.M. Klapwijk, Nat. Mater. 2 (2003) 678.
- [5] P. Stallinga, J. Appl. Phys. 96 (2004) 5277.
- [6] G. Horowitz, R. Hajlaoui, R. Bourguiga, M. Hajlaoui, Synth. Met. 101 (1999) 401.
- [7] G. Horowitz, R. Hajlaoui, D. Fichou, A. El Kassmi, J. Appl. Phys. 85 (1999) 3202.
- [8] G. Horowitz, M.E. Hajlaoui, R. Hajlaoui, J. Appl. Phys. 87 (2000) 4456.
- [9] G. Horowitz, M.E. Hajlaoui, Adv. Mater. 12 (2000) 1046.
- [10] S.M. Sze, Physics of Semiconductor Devices, 2nd ed., Wiley & Sons, New York, 1981.
- [11] G. Horowitz, Adv. Mater. 10 (1998) 365.
- [12] L. Torsi, A. Dodabalapur, H.E. Katz, J. Appl. Phys. 78 (1995) 1088.
- [13] E. Lebedev, Th. Dittrich, V. Petrova-Koch, S. Karg, W. Brütting, Appl. Phys. Lett. 71 (1997) 2686.
- [14] S.A. Choulis, Y. Kim, J. Nelson, D.D.C. Bradley, M. Giles, M. Shkunov, I. McCulloch, Appl. Phys. Lett. 85 (2004) 3890.
- [15] R. Österbacka, G. Juška, K. Arlauskas, H. Stubb, SPIE Proc. 3145 (1997) 389
- [16] H. Scher, E.W. Montroll, Phys. Rev. B 12 (1975) 2455.
- [17] M.E. Scharfe, Phys. Rev. B 2 (1970) 5025.
- [18] W. Brütting, H. Riel, T. Beierlein, W. Riess, J. Appl. Phys. 89 (2001) 1704.
- [19] G.B. Blanchet, C.R. Fincher, M. Lefenfeld, J.A. Rogers, Appl. Phys. Lett. 84 (2004) 296.
- [20] K. Waragai, H. Akimichi, S. Hotta, H. Kano, H. Sakaki, Phys. Rev. B 52 (1995) 1786
- [21] D.J. Gundlach, J.A. Nichols, L. Zhou, T.N. Jackson, Appl. Phys. Lett. 80 (2002) 2925.
- [22] D.J. Gundlach, Y.-Y. Lin, T.N. Jackson, D.G. Schlom, Appl. Phys. Lett. 71 3853 (1997).
- [23] L. Torsi, N. Cioffo, C. Di Franco, L. Sabbatini, P.G. Zambonin, T. Bleve-Zacheo, Sol. Stat. Electr. 45 (2001) 1479.
- [24] E.M. Muller, J.A. Marohn, Adv. Mater. 17 (2005) 1410.
- [25] R.A. Street, A. Salleo, Appl. Phys. Lett. 81 (2002) 2887.
- [26] B.H. Hamadani, D. Natelson, IEEE Proc. 93 (2005) 1306.
- [27] J.C. Scott, G.G. Malliaras, Chem. Phys. Lett. 299 (1999) 115.
- [28] Z. Chiguvare, J. Parisi, V. Dyakonov, J. Appl. Phys. 94 (2003) 2440.
- [29] H. Klauk, G. Schmid, W. Radlik, W. Weber, L. Zhou, C.D. Sheraw, J.A. Nichols, T.N. Jackson, Sol. Stat. Electr. 47 (2003) 297.
- [30] B.H. Hamadani, D. Natelson, Appl. Phys. Lett. 84 (2004) 443.
- [31] J. Zaumseil, K.W. Baldwin, J.A. Rogers, J. Appl. Phys. 93 (2003) 6117.
- [32] L.A. Majewski, R. Schroeder, M. Grell, Appl. Phys. Lett. 85 (2004) 3620.
- [33] I. Yagi, K. Tsukagoshi, Y. Aoyagi, Appl. Phys. Lett. 84 (2004) 813.
- [34] P.V. Necliudov, M.S. Shur, D.J. Gundlach, T.N. Jackson, Sol. Stat. Electr. 47 (2003) 259
- [35] E.J. Meijer, G.H. Gelinck, E. van Veenendaal, B.-H. Huisman, D.M. de Leeuw, T.M. Klapwijk, Appl. Phys. Lett. 82 (2003) 4576.
- [36] R. Schroeder, L.A. Majewski, M. Grell, Appl. Phys. Lett. 84 (2004) 1004.
- [37] J.Y. Choi, S. Ahmed, T. Dimitrova, J.T.C. Chen, D.K. Schroder, IEEE Trans. Electr. Dev. 51 (2004) 1380.

3

- [38] L.E. Calvet, H. Luebben, M.A. Reed, C. Wang, J.P. Snyder, J.R. Tucker, Superlattices Microstruct. 28 (2000) 501.
- [39] C. Wang, J.P. Snyder, J.R. Tucker, Appl. Phys. Lett. 74 (1999) 1174.
- [40] D.L. John, L.C. Castro, J.C. Clifford, D.L. Pulfrey, IEEE Trans. Nanotechnol. 2 (2003) 175.
- [41] B. Winstead, U. Ravaioli, IEEE Trans. Electr. Dev. 47 (2000) 1241.
- [42] S. Zhu, H.Y. Yu, S.J. Whang, J.H. Chen, C. Shen, C. Zhu, S.J. Lee, M.F. Li, D.S.H. Chan, W.J. Yoo, A. Du, C.H. Tung, J. Singh, A. Chin, D.L. Kwong, IEEE Electr. Dev. Lett. 25 (2004) 268.
- [43] S. Zhu, J. Chen, M.-F. Li, S.J. Lee, J. Singh, C.X. Zhu, A. Du, C.H. Tung, A. Chin, D.L. Kwong, IEEE Electr. Dev. Lett. 25 (2004) 565.
- [44] H.-C. Lin, K.-L. Yeh, T.-Y. Huang, R.-G. Huang, S.M. Sze, IEEE Trans. Electr. Dev. 49 (2002) 264.
- [45] J.R. Lothian, F. Ren, J.M. Kuo, J.S. Weiner, Y.K. Chen, Sol. Stat. Electr. 41 (1997) 673.
- [46] P.V. Necliudov, M.S. Shur, D.J. Gundlach, T.N. Jackson, J. Appl. Phys. 88 (2000) 6594.

- [47] J.R. Tucker, P.C. Wang, S. Carney, Appl. Phys. Lett. 65 (1994) 618.
- [48] http://en.wikipedia.org/wiki/Lambert_W_function.
- [49] L. Bürgi, H. Sirringhaus, R.H. Friend, Appl. Phys. Lett. 80 (2002) 2913.
- [50] L.-L. Chua, J. Zaumseil, J.-F. Chang, E.C.-W. Ou, P.K.-H. Ho, H. Sirringhaus, R. Friend, Nature 434 (2005) 194.
- [51] T.D. Anthopoulos, C. Tanase, S. Setayesh, E.J. Meijer, J.C. Hummelen, P.W.M. Blom, D.M. de Leeuw, Adv. Mater. 16 (2004) 2174.
- [52] R.J. Chesterfield, C.R. Newman, T.M. Pappenfus, P.C. Ewbank, M.H. Haukaas, K.R. Mann, L.L. Miller, C.D. Frisbie, Adv. Mater. 15 (2003) 1278.
- [53] T. Yasuda, T. Goto, K. Fujita, T. Tsutsui, Appl. Phys. Lett. 85 (2004) 2098.
- [54] C. Rost, S. Karg, W. Riess, M.A. Loi, M. Murgia, M. Muccini, Appl. Phys. Lett. 85 (2004) 1613.
- [55] A. Babel, J.D. Wind, S.A. Jenekhe, Adv. Funct. Mater. 14 (2004) 891.
- [56] H.L. Gomes, P. Stallinga, F. Dinelli, M. Murgia, F. Biscarini, D.M. de Leeuw, T. Muck, J. Geurts, L.W. Molenkamp, V. Wagner, Appl. Phys. Lett. 84 (2004) 3184.